

| Ref # | Hits | Search Query  | DBs                    | Default Operator | Plurals | Time Stamp       |
|-------|------|---|------------------------|------------------|---------|------------------|
| L1    | 441  | 703/14.ccor.  | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L2    | 4    | ((("4385278") or ("4777618") or ("5954782") or ("5808921"))).PN.  | US-PGPUB; USPAT        | OR               | OFF     | 2005/01/31 12:02 |
| L3    | 105  | 703/7.ccor.   | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L4    | 291  | 703/13.ccor.  | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L5    | 94   | 703/19.ccor.  | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L6    | 1272 | hardware near3 loop   | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L7    | 143  | L6 same simulation  | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L8    | 83   | L7 and fpga   | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L9    | 3    | L8 and @ad<="19990831"  | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L10   | 101  | L7 and programmable   | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L11   | 7    | L10 and @ad<="19990831"   | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L12   | 3557 | asynchronous same sampl\$4  | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L13   | 1373 | L12 and programmable  | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L14   | 816  | L13 and @ad<="19990831"   | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L15   | 119  | L14 and simulation  | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L16   | 96   | L15 and (processor microprocessor)  | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L17   | 2    | ("4777618").URPN.   | USPAT                  | OR               | ON      | 2005/01/31 12:02 |
| L18   | 1    | ("6646397").PN.   | US-PGPUB; USPAT        | OR               | OFF     | 2005/01/31 12:02 |
| L19   | 139  | hardware-in-the-loop  | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L20   | 83   | L19 and fpga  | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L21   | 1    | L20 and @ad<="19990831"   | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |
| L22   | 1    | ("6646397").URPN.   | USPAT                  | OR               | ON      | 2005/01/31 12:02 |
| L23   | 9    | ("5166592"   "5220259"   "5355060"   "5473230"   "5677611"   "5734242"   "5912539"   "6014598"   "6330140").PN. | US-PGPUB; USPAT; USOCR | OR               | ON      | 2005/01/31 12:02 |
| L24   | 202  | 318/439.ccor.   | US-PGPUB; USPAT        | OR               | ON      | 2005/01/31 12:02 |

|    |   | Results |
|----|---|---------|
| 7. | ((pub-date > 1959 and pub-date < 2000 and FULL-TEXT(hardware-in-the-loop) and FULL-TEXT(simulation)) and signal) and (processor or microprocessor)<br>[All Sources(- All Sciences -)]           | 19      |
| 6. | (pub-date > 1959 and pub-date < 2000 and FULL-TEXT(hardware-in-the-loop) and FULL-TEXT(simulation)) and signal<br>[All Sources(- All Sciences -)]   | 32      |
| 5. | pub-date > 1959 and pub-date < 2000 and FULL-TEXT(hardware-in-the-loop) and FULL-TEXT(simulation)<br>[All Sources(- All Sciences -)]  | 39      |
| 4. | ((((pub-date > 1959 and pub-date < 2000 and FULL-TEXT(programmable logic) and FULL-TEXT(simulation)) and (processor or microprocessor)) and signal) and fpga<br>[All Sources(- All Sciences -)] | 40      |
| 3. | ((pub-date > 1959 and pub-date < 2000 and FULL-TEXT(programmable logic) and FULL-TEXT(simulation)) and (processor or microprocessor)) and signal<br>[All Sources(- All Sciences -)]             | 299     |
| 2. | (pub-date > 1959 and pub-date < 2000 and FULL-TEXT(programmable logic) and FULL-TEXT(simulation)) and (processor or microprocessor)<br>[All Sources(- All Sciences -)]                          | 413     |
| 1. | pub-date > 1959 and pub-date < 2000 and FULL-TEXT(programmable logic) and FULL-TEXT(simulation)<br>[All Sources(- All Sciences -)]  | 602     |

Copyright © 2005 Elsevier B.V. All rights reserved.  
ScienceDirect® is a registered trademark of Elsevier B.V.


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)
Search: ☒ The ACM Digital Library ☐ The Guide

+simulation, +fpga, +signal, +microprocessor, +frequency "pr

SEARCH

## THE ACM DIGITAL LIBRARY


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

Published before September 1999

Terms used [simulation](#) [fpga](#) [signal](#) [microprocessor](#) [frequency](#) [programmable logic device](#) [programmable logic circuit](#)

Found 38 of 98,601

Sort results by **relevance**Display results **condensed form** [Save results to a Binder](#) [Search Tips](#)☐ [Open results in a new window](#)Try an [Advanced Search](#)Try this search in [The ACM Guide](#)

Results 1 - 20 of 38

Result page: [1](#) [2](#) [next](#)Relevance scale ☐ ☐ ☐ ☐ ☐1 [Power minimization in IC design: principles and applications](#)

Massoud Pedram

January 1996 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 1 Issue 1Full text available: [pdf\(550.02 KB\)](#)Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)2 [Active pages: a computation model for intelligent memory](#)

Mark Oskin, Frederic T. Chong, Timothy Sherwood

April 1998 **ACM SIGARCH Computer Architecture News , Proceedings of the 25th annual international symposium on Computer architecture**, Volume 26 Issue 3

Full text available:

[pdf\(1.58 MB\)](#) [Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)3 [An SBus monitor board](#)

H. A. Xie, K. E. Forward, K. M. Adams, D. Leask

February 1995 **Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays**Full text available: [pdf\(68.64 KB\)](#)Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)4 [Virtual chip: making functional models work on real target systems](#)

Namseung Kim, Hoon Choi, Seungjong Lee, Seungwang Lee, In-Cheolo Park, Chong-Min Kyung

May 1998 **Proceedings of the 35th annual conference on Design automation - Volume 00**

Full text available:

[pdf\(254.01 KB\)](#) [Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)5 [Design methodology of a 200MHz superscalar microprocessor: SH-4](#)

Toshihiro Hattori, Yusuke Nitta, Mitsuho Seki, Susumu Narita, Kunio Uchiyama, Tsuyoshi Takahashi, Ryuichi Satomura

May 1998 **Proceedings of the 35th annual conference on Design automation - Volume 00**

Full text available:

[pdf\(282.85 KB\)](#) [Publisher Site](#)Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)6 [Analysis of unconventional evolved electronics](#)

Adrian Thompson, Paul Layzell















April 1999 **Communications of the ACM**, Volume 42 Issue 4

Full text available:

[pdf\(255.72 KB\)](#) [html\(37.68 KB\)](#)Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)7 [Performance optimization of wireless local area networks through VLSI data compression](#)

Bongjin Jung, Wayne P. Burleson

January 1998 **Wireless Networks**, Volume 4 Issue 1Full text available: [pdf\(664.69 KB\)](#)Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

- 8** [Robust FPGA intellectual property protection through multiple small watermarks](#)  
 John Lach, William H. Mangione-Smith, Miodrag Potkonjak  
 June 1999 **Proceedings of the 36th ACM/IEEE conference on Design automation**  
 Full text available:  pdf(119.08 KB) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)
- 9** [String matching on multicontext FPGAs using self-reconfiguration](#)  
 Reetinder P. S. Sidhu, Alessandro Mei, Viktor K. Prasanna  
 February 1999 **Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays**  
 Full text available:  pdf(1.10 MB) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)
- 10** [ATM traffic shaper: ATS](#)  
 J. C. Diaz, P. Plaza, J. Crespo  
 February 1998 **Proceedings of the conference on Design, automation and test in Europe**  
 Full text available:  pdf(417.61 KB)  Publisher Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)  
[Site](#)
- 11** [Functional verification methodology of Chameleon processor](#)  
 Françoise Casaubieilh, Anthony McIsaac, Mike Benjamin, Mike Bartley, François Pogodalla, Frédéric Rocheteau, Mohamed Belhadj, Jeremy Eggleton, Gérard Mas, Geoff Barrett, Christian Berthet  
 June 1996 **Proceedings of the 33rd annual conference on Design automation**  
 Full text available:  pdf(62.38 KB) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)
- 12** [A hardware/software prototyping environment for dynamically reconfigurable embedded systems](#)  
 Josef Fleischmann, Klaus Buchenrieder, Rainer Kress  
 March 1998 **Proceedings of the 6th international workshop on Hardware/software codesign**  
 Full text available:  pdf(42.66 KB)  Publisher Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)  
[Site](#)
- 13** [A timing driven N-way chip and multi-chip partitioner](#)  
 Kalapi Roy, Carl Sechen  
 November 1993 **Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design**  
 Full text available:  pdf(900.87 KB) Additional Information: [full citation](#), [references](#), [citations](#)
- 14** [Clock skew optimization for ground bounce control](#)  
 Ashok Vittal, Hein Ha, Forrest Brewer, Malgorzata Marek-Sadowska  
 January 1997 **Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design**  
 Full text available:  pdf(56.58 KB)  Publisher Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)  
[Site](#)
- 15** [Interface timing verification drives system design](#)  
 Ajay J. Daga, Peter R. Suaris  
 June 1997 **Proceedings of the 34th annual conference on Design automation - Volume 00**  
 Full text available:  pdf(144.39 KB)  Publisher Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)  
[Publisher Site](#)
- 16** [Exploration of hardware/software design space through a codesign of robot arm controller](#)  
 M. Abid, A. Changuel, A. Jerraya  
 September 1996 **Proceedings of the conference on European design automation**  
 Full text available:  pdf(96.23 KB) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)
- 17** [Instruction set selection for ASIP design](#)  
 Michael Gschwind  
 March 1999 **Proceedings of the seventh international workshop on Hardware/software codesign**  
 Full text available:  pdf(501.05 KB) Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)
- 18** [An extendable MIPS-I processor kernel in VHDL for hardware/software co-design](#)  
 M. Gschwind, D. Maurer

September 1996 **Proceedings of the conference on European design automation**

Full text available:  pdf(86.83 KB)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

**19 Breakpoints and breakpoint detection in source-level emulation**

Gernot H. Koch, W. Rosenstiel, U. Kebschull

April 1998 **ACM Transactions on Design Automation of Electronic Systems (TODAES)**, Volume 3 Issue 2

Full text available:  pdf(203.65 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

**20 Innovative verification strategy reduces design cycle time for high-end SPARC processor**

Val Popescu, Bill McNamara

June 1996 **Proceedings of the 33rd annual conference on Design automation**

Full text available:  pdf(50.97 KB)

Additional Information: [full citation](#), [citations](#), [index terms](#)

Results 1 - 20 of 38

Result page: [1](#) [2](#) [next](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:  [Adobe Acrobat](#)  [QuickTime](#)  [Windows Media Player](#)  [Real Player](#)


[Subscribe \(Full Service\)](#) [Register \(Limited Service, Free\)](#) [Login](#)

Search: The ACM Digital Library The Guide



## THE ACM DIGITAL LIBRARY


[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

Published before September 1999

 Terms used simulation fpga signal microprocessor frequency programmable logic device programmable logic circuit

Found 38 of 98,601

Sort results by relevance

Display results condensed form

Save results to a Binder

Search Tips

Open results in a new window

Try an [Advanced Search](#)Try this search in [The ACM Guide](#)

Results 21 - 38 of 38

Result page: [previous](#) [1](#) [2](#)

Relevance scale

### 21 [Hardware/software co-design of an avionics communication protocol interface system: an industrial case study](#)

François Clouté, Jean-Noël Contensou, Daniel Esteve, Pascal Pampagnin, Philippe Pons, Yves Favard

March 1999 **Proceedings of the seventh international workshop on Hardware/software codesign**

Full text available: pdf(337.25 KB)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

### 22 [CAD challenges in multimedia computing](#)

Paul Lippens, Vijay Nagasamy, Wayne Wolf

December 1995 **Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design**

Full text available:

pdf(52.26 KB) Publisher Site

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

### 23 [Dynamically reconfigurable architecture for image processor applications](#)

Alexandro M. S. Adário, Eduardo L. Roehe, Sergio Bampi

June 1999 **Proceedings of the 36th ACM/IEEE conference on Design automation**

Full text available: pdf(645.23 KB)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

### 24 [The SHRIMP performance monitor: design and applications](#)

Margaret Martonosi, Douglas W. Clark, Malena Mesarina

January 1996 **Proceedings of the SIGMETRICS symposium on Parallel and distributed tools**

Full text available: pdf(1.01 MB)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

### 25 [Profiling in the ASP codesign environment](#)

Matthew F. Parkinson, Sri Parameswaran

September 1995 **Proceedings of the 8th international symposium on System synthesis**

Full text available:

pdf(105.74 KB) Publisher Site

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

### 26 [Practical advances in asynchronous design and in asynchronous/synchronous interfaces](#)

Erik Brunvand, Steven Nowick, Kenneth Yun

June 1999 **Proceedings of the 36th ACM/IEEE conference on Design automation**

Full text available: pdf(155.17 KB)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

### 27 [Reducing TLB and memory overhead using online superpage promotion](#)

Theodore H. Romer, Wayne H. Ohlrich, Anna R. Karlin, Brian N. Bershad

May 1995 **ACM SIGARCH Computer Architecture News, Proceedings of the 22nd annual international symposium on Computer architecture**, Volume 23 Issue 2

Full text available: pdf(1.41 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

28

### [The DASH prototype: implementation and performance](#)

Daniel Lenoski, James Laudon, Truman Joe, David Nakahira, Luis Stevens, Anoop Gupta, John Hennessy  
April 1992

**ACM SIGARCH Computer Architecture News , Proceedings of the 19th annual international symposium on Computer architecture**, Volume 20 Issue 2

Full text available:  pdf(1.68 MB)



Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

**29 Transformational partitioning for co-design of multiprocessor systems**

Gilberto Fernandes Marchioro, Jean-Marc Daveau, Ahmed Amine Jerraya

November 1997 **Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design**

Full text available:


 pdf(259.36 KB)  [Publisher](#)  
[Site](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

**30 The practical application of retiming to the design of high-performance systems**

Brian Lockyear, Carl Ebeling

November 1993 **Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design**


Full text available:  pdf(892.07 KB)

Additional Information: [full citation](#), [references](#), [citations](#)

**31 Design and implementation of a prototype optical deflection network**

John Feehrer, Jon Sauer, Lars Ramfelt

October 1994 **ACM SIGCOMM Computer Communication Review , Proceedings of the conference on Communications architectures, protocols and applications**, Volume 24 Issue 4

Full text available:  pdf(1.06 MB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

**32 The DASH prototype: implementation and performance**

Daniel Lenoski, James Laudon, Truman Joe, David Nakahira, Luis Stevens, Anoop Gupta, John Hennessy  
August 1998 **25 years of the international symposia on Computer architecture (selected papers)**

Full text available:  pdf(1.52 MB)

Additional Information: [full citation](#), [references](#), [index terms](#)

**33 Intellectual property re-use in embedded system co-design: an industrial case study**

E. Filippi, L. Lavagno, L. Licciardi, A. Montanaro, M. Paolini, R. Passerone, M. Sgroi, A. Sangiovanni-Vincentelli

December 1998 **Proceedings of the 11th international symposium on System synthesis**

Full text available:

 pdf(1.34 MB)  [Publisher Site](#)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

**34 PSCP: a scalable parallel ASIP architecture for reactive systems**

A. Pyttel, A. Sedlmeier, C. Veith

February 1998 **Proceedings of the conference on Design, automation and test in Europe**


Full text available:

 pdf(208.55 KB)  [Publisher Site](#)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

**35 A 50-Gb/s IP router**

Craig Partridge, Philip P. Carvey, Ed Burgess, Isidro Castineyra, Tom Clarke, Lise Graham, Michael Hathaway, Phil Herman, Allen King, Steve Kohalmi, Tracy Ma, John Mcallen, Trevor Mendez, Walter C. Milliken, Ronald Pettyjohn, John Rokosz, Joshua Seeger, Michael Sollins, Steve Storch, Benjamin Tober, Gregory D. Troxel  
June 1998 **IEEE/ACM Transactions on Networking (TON)**, Volume 6 Issue 3

Full text available:  pdf(133.28 KB)

Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#), [review](#)

**36 Hardware-software-codesign of application specific microcontrollers with the ASM environment**

A. Both, B. Biermann, R. Lerch, Y. Manoli, K. Sievert

September 1994 **Proceedings of the conference on European design automation**

Full text available:  pdf(507.38 KB)



Additional Information: [full citation](#), [references](#), [citations](#), [index terms](#)

**37 Hardware/software co-design of a fuzzy RISC processor**

V. Salapura, M. Gschwind

February 1998 **Proceedings of the conference on Design, automation and test in Europe**

Full text available:

 pdf(103.33 KB)  [Publisher Site](#)


Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

**38 PARAS: system-level concurrent partitioning and scheduling**

Wing Hang Wong, Rajiv Jain

December 1995 **Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design**

Full text available:



Publisher

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

Results 21 - 38 of 38

Result page: [previous](#) [1](#) [2](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2005 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads:



[Adobe Acrobat](#)



[QuickTime](#)



[Windows Media Player](#)



[Real Player](#)




IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE

Membership Publications/Services Standards Conferences Careers/Jobs

# IEEE Xplore®

RELEASE 1.8

Welcome  
United States Patent and Trademark Office


[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)

## Welcome to IEEE Xplore®

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

## Tables of Contents

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

## Search

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

## Member Services

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

## IEEE Enterprise

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

## Full-text Search Prototype Results

[Feedback](#) [Help](#)

Your search matched **19** of **1043403** documents.

A maximum of **500** results are displayed, **50** to a page, sorted by **Publication year** in **Descending** order.

### Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.


☐ Check to search within this result set

### Results Key:

**JNL** = Journal or Magazine   **CNF** = Conference   **STD** = Standard

### 1 Subject Index

Control Systems Technology, IEEE Transactions on , Volume: 7 , Issue: 6 , Nov. 1999  
Pages:746 - 754

[\[Abstract\]](#)   [\[PDF Full-Text \(196 KB\)\]](#)   IEEE JNL

### 2 Sliding mode input-output linearization and field orientation for real-time control of induction motors

*Benchai, A.; Rachid, A.; Audrezet, E.;*

Power Electronics, IEEE Transactions on , Volume: 14 , Issue: 1 , Jan. 1999  
Pages:3 - 13

[\[Abstract\]](#)   [\[PDF Full-Text \(468 KB\)\]](#)   IEEE JNL

### 3 The formulation and implementation of an analog/digital control system for a 100-kW dc-to-dc buck chopper

*Ashton, R.W.; Ciezki, J.G.; Mak, C.;*

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on] , Volume: 46 , Issue: 7 , July 1999  
Pages:971 - 974

[\[Abstract\]](#)   [\[PDF Full-Text \(104 KB\)\]](#)   IEEE JNL

### 4 Real-time control of a servosystem using the inverter-fed power lines to communicate sensor feedback

*Coakley, N.G.; Kavanagh, R.C.;*

Industrial Electronics, IEEE Transactions on , Volume: 46 , Issue: 2 , April 1999  
Pages:360 - 369

[\[Abstract\]](#)   [\[PDF Full-Text \(260 KB\)\]](#)   IEEE JNL

### 5 Real-time sliding-mode observer and control of an induction motor

*Benchai, A.; Rachid, A.; Audrezet, E.; Tadjine, M.;*

Industrial Electronics, IEEE Transactions on , Volume: 46 , Issue: 1 , Feb. 1999  
Pages:128 - 138

[\[Abstract\]](#) [\[PDF Full-Text \(468 KB\)\]](#) IEEE JNL

---

**6 Rail vehicle control system integration testing using digital hardware-in-the-loop simulation**

*Terwiesch, P.; Keller, T.; Scheiben, E.;*

Control Systems Technology, IEEE Transactions on , Volume: 7 , Issue: 3 , May 1999

Pages:352 - 362

[\[Abstract\]](#) [\[PDF Full-Text \(252 KB\)\]](#) IEEE JNL

---

**7 Author Index**

Control Systems Technology, IEEE Transactions on , Volume: 7 , Issue: 6 , Nov. 1999

Pages:743 - 746

[\[Abstract\]](#) [\[PDF Full-Text \(200 KB\)\]](#) IEEE JNL

---

**8 Hardware-in-the loop simulator for ABS/TCS**

*Jae-Cheon Lee; Myuug-Won Suh;*

Control Applications, 1999. Proceedings of the 1999 IEEE International Conference on , Volume: 1 , 22-27 Aug. 1999

Pages:652 - 657 vol. 1

[\[Abstract\]](#) [\[PDF Full-Text \(516 KB\)\]](#) IEEE CNF

---

**9 The effects of quantization noise and sensor nonideality on digital differentiator-based rate measurement**

*Kavanagh, R.C.; Murphy, J.M.D.;*

Instrumentation and Measurement, IEEE Transactions on , Volume: 47 , Issue: 6 , Dec. 1998

Pages:1457 - 1463

[\[Abstract\]](#) [\[PDF Full-Text \(328 KB\)\]](#) IEEE JNL

---

**10 Multicycle generalization. A new way to improve the convergence of waveform relaxation for circuit simulation**

*Dmitriev-Zdorov, V.B.;*

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 17 , Issue: 5 , May 1998

Pages:435 - 443

[\[Abstract\]](#) [\[PDF Full-Text \(196 KB\)\]](#) IEEE JNL

---

**11 Fault tolerance via weight noise in analog VLSI implementations of MLPs-a case study with EPSILON**

*Edwards, P.J.; Murray, A.F.;*

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [see also Circuits and Systems II: Express Briefs, IEEE Transactions on] , Volume: 45 , Issue: 9 , Sept. 1998

Pages:1255 - 1262

[\[Abstract\]](#) [\[PDF Full-Text \(132 KB\)\]](#) IEEE JNL

---

**12 Development of a real-time servo control test bench**

*Mi-Ching Tsai; Chung-Chi Chou; Min-Fu Hsieh;*

Education, IEEE Transactions on , Volume: 40 , Issue: 4 , Nov. 1997

Pages:242 - 252

[\[Abstract\]](#) [\[PDF Full-Text \(236 KB\)\]](#) IEEE JNL

---

**13 A strategy to verify chassis controller software-dynamics, hardware, and automation**

*Wagner, J.R.; Keane, J.F.;*

Systems, Man and Cybernetics, Part A, IEEE Transactions on , Volume: 27 , Issue: 4 , July 1997

Pages:480 - 493

[\[Abstract\]](#) [\[PDF Full-Text \(320 KB\)\]](#) IEEE JNL

---

**14 Hardware in-the-loop simulation-a rapid prototyping approach for designing mechatronics systems**

*Le, T.; Renner, F.-M.; Glesner, M.;*

Rapid System Prototyping, 1997. 'Shortening the Path from Specification to Prototype'. Proceedings., 8th IEEE International Workshop on , 24-26 June 1997

Pages:116 - 121

[\[Abstract\]](#) [\[PDF Full-Text \(488 KB\)\]](#) IEEE CNF

---

**15 A DSP and FPGA based integrated controller development solutions for high performance electric drives**

*Bielewicz, Z.; Debowski, L.; Lowiec, E.;*

Industrial Electronics, 1996. ISIE '96., Proceedings of the IEEE International Symposium on , Volume: 2 , 17-20 June 1996

Pages:679 - 684 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(648 KB\)\]](#) IEEE CNF

---

**16 Long haul participation in a distributed interactive simulation demonstration**

*Woodyard, J.M.; Reif, D.C.;*

Aerospace and Electronics Conference, 1995. NAECON 1995., Proceedings of the IEEE 1995 National , Volume: 2 , 22-26 May 1995

Pages:810 - 816 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(656 KB\)\]](#) IEEE CNF

---

**17 Application-specific microelectronics for mechatronic systems**

*Windirsch, P.; Herpel, H.-J.; Laudenschach, A.; Glesner, M.;*

Design Automation Conference, 1992. EURO-VHDL '92, EURO-DAC '92. European , 7-10 Sept. 1992

Pages:194 - 199

[\[Abstract\]](#) [\[PDF Full-Text \(512 KB\)\]](#) IEEE CNF

---

**18 An integrated approach to feature based dynamic vision**

*Dickmanns, E.D.;*

Computer Vision and Pattern Recognition, 1988. Proceedings CVPR '88., Computer Society Conference on , 5-9 June 1988

Pages:820 - 825

[\[Abstract\]](#) [\[PDF Full-Text \(488 KB\)\]](#) IEEE CNF

---

**19 Computer tools for modern control systems design**

*Powers, W.;*

Control Systems Magazine, IEEE , Volume: 5 , Issue: 1 , Feb 1985

Pages:14 - 17

[\[Abstract\]](#) [\[PDF Full-Text \(376 KB\)\]](#) IEEE JNL

---

IEEE HOME | SEARCH IEEE | SHOP | WEB ACCOUNT | CONTACT IEEE



Membership Publications/Services Standards Conferences Careers/Jobs

**IEEE Xplore®**  
 RELEASE 1.8

 Welcome  
 United States Patent and Trademark Office

**IEEE Xplore®**  
 1 Million Documents  
 1 Million Users

 ...And Growing  
 » Search Results

[Help](#) [FAQ](#) [Terms](#) [IEEE Peer Review](#)
[Quick Links](#)
**Welcome to IEEE Xplore®**

- ☐ Home
- ☐ What Can I Access?
- ☐ Log-out

**Tables of Contents**

- ☐ Journals & Magazines
- ☐ Conference Proceedings
- ☐ Standards

**Search**

- ☐ By Author
- ☐ Basic
- ☐ Advanced
- ☐ CrossRef

**Member Services**

- ☐ Join IEEE
- ☐ Establish IEEE Web Account
- ☐ Access the IEEE Member Digital Library

**IEEE Enterprise**

- ☐ Access the IEEE Enterprise File Cabinet

Print Format

**Full-text Search Prototype Results**
[Feedback](#) [Help](#)

 Your search matched **46** of **1043403** documents.

 A maximum of **500** results are displayed, **50** to a page, sorted by **Publication year** in **Descending** order.

**Refine This Search:**

You may refine your search by editing the current search expression or entering a new one in the text box.


☐ Check to search within this result set

**Results Key:**
**JNL** = Journal or Magazine   **CNF** = Conference   **STD** = Standard

**1 Optoelectronic FPGAs**
*Van Campenhout, J.; Van Marck, H.; Depreitere, J.; Dambre, J.;*

 Selected Topics in Quantum Electronics, IEEE Journal of , Volume: 5 , Issue: 2 , March-April 1999  
 Pages:306 - 315

[\[Abstract\]](#)   [\[PDF Full-Text \(196 KB\)\]](#)   IEEE JNL

**2 Error and flow control in terabit intelligent optical backplanes**
*Szymanski, T.H.; Tyan, V.;*

 Selected Topics in Quantum Electronics, IEEE Journal of , Volume: 5 , Issue: 2 , March-April 1999  
 Pages:339 - 352

[\[Abstract\]](#)   [\[PDF Full-Text \(712 KB\)\]](#)   IEEE JNL

**3 Dynamic algorithm transforms for low-power reconfigurable adaptive equalizers**
*Goel, M.; Shanbhag, N.R.;*

 Signal Processing, IEEE Transactions on [see also Acoustics, Speech, and Signal Processing, IEEE Transactions on] , Volume: 47 , Issue: 10 , Oct. 1999  
 Pages:2821 - 2832

[\[Abstract\]](#)   [\[PDF Full-Text \(260 KB\)\]](#)   IEEE JNL

**4 Fault emulation: A new methodology for fault grading**
*Kwang-Ting Cheng; Shi-Yu Huang; Wei-Jin Dai;*

 Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 18 , Issue: 10 , Oct. 1999  
 Pages:1487 - 1495

[\[Abstract\]](#)   [\[PDF Full-Text \(168 KB\)\]](#)   IEEE JNL

**5 The design of a SRAM-based field-programmable gate array-Part II: Circuit design and layout**
*Chow, P.; Soon Ong Seo; Rose, J.; Chung, K.; Paez-Monzon, G.; Rahardja, I.;*

 Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 7 , Issue: 3 , Sept. 1999  
 Pages:321 - 330

[\[Abstract\]](#)   [\[PDF Full-Text \(524 KB\)\]](#)   IEEE JNL

---

**6 The design of an SRAM-based field-programmable gate array. I. Architecture***Chow, P.; Soon Ong Seo; Rose, J.; Chung, K.; Paez-Monzon, G.; Rahardja, I.;*Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 7 , Issue: 2 , June 1999  
Pages:191 - 197[\[Abstract\]](#) [\[PDF Full-Text \(180 KB\)\]](#) IEEE JNL

---

**7 Design and implementation of an FPGA-based control IC for AC-voltage regulation***Shih-Liang Jung; Meng-Yueh Chang; Jin-Yi Jyang; Li-Chia Yeh; Ying-Yu Tzou;*Power Electronics, IEEE Transactions on , Volume: 14 , Issue: 3 , May 1999  
Pages:522 - 532[\[Abstract\]](#) [\[PDF Full-Text \(260 KB\)\]](#) IEEE JNL

---

**8 Subject Index**Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 18 , Issue: 12 , Dec. 1999  
Pages:6 - 20[\[Abstract\]](#) [\[PDF Full-Text \(244 KB\)\]](#) IEEE JNL

---

**9 Subject Index**Systems, Man and Cybernetics, Part B, IEEE Transactions on , Volume: 29 , Issue: 6 , Dec. 1999  
Pages:4 - 10[\[Abstract\]](#) [\[PDF Full-Text \(204 KB\)\]](#) IEEE JNL

---

**10 Subject Index**Education, IEEE Transactions on , Volume: 42 , Issue: 4 , Nov. 1999  
Pages:3 - 9[\[Abstract\]](#) [\[PDF Full-Text \(180 KB\)\]](#) IEEE JNL

---

**11 Subject Index**Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 7 , Issue: 4 , Dec. 1999  
Pages:Ind-4 - Ind-12[\[Abstract\]](#) [\[PDF Full-Text \(180 KB\)\]](#) IEEE JNL

---

**12 Proceedings of the first NASD/DoD workshop on evolvable hardware [Book Reviews]***de Garis, H.;*Evolutionary Computation, IEEE Transactions on , Volume: 3 , Issue: 4 , Nov. 1999  
Pages:304 - 306[\[Abstract\]](#) [\[PDF Full-Text \(28 KB\)\]](#) IEEE JNL

---

**13 A gradual neural network approach for FPGA segmented channel routing problems***Funabiki, N.; Yoda, M.; Kitamichi, J.; Nishikawa, S.;*Systems, Man and Cybernetics, Part B, IEEE Transactions on , Volume: 29 , Issue: 4 , Aug. 1999  
Pages:481 - 489[\[Abstract\]](#) [\[PDF Full-Text \(248 KB\)\]](#) IEEE JNL

---

**14 An undergraduate computer engineering rapid systems prototyping design laboratory***Hamblen, J.O.; Owen, H.L.; Yalamanchili, S.; Binh Dao;*Education, IEEE Transactions on , Volume: 42 , Issue: 1 , Feb. 1999  
Pages:8 - 14[\[Abstract\]](#) [\[PDF Full-Text \(112 KB\)\]](#) IEEE JNL

---

**15 Subject Index**

Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on [see also Circuits and Systems I: Regular Papers, IEEE Transactions on] , Volume: 46 , Issue: 12 , Dec. 1999  
Pages:6 - 23

[[Abstract](#)] [[PDF Full-Text \(268 KB\)](#)] IEEE JNL

---

**16 Real-world applications of analog and digital evolvable hardware**

Higuchi, T.; Iwata, M.; Keymeulen, D.; Sakanashi, H.; Murakawa, M.; Kajitani, I.; Takahashi, E.; Toda, K.; Salami, N.; Kajihara, N.; Otsu, N.;  
Evolutionary Computation, IEEE Transactions on , Volume: 3 , Issue: 3 , Sept. 1999  
Pages:220 - 235

[[Abstract](#)] [[PDF Full-Text \(692 KB\)](#)] IEEE JNL

---

**17 Dynamic algorithm transformations (DAT)-a systematic approach to low-power reconfigurable signal processing**

Goel, M.; Shanbhag, N.R.;  
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 7 , Issue: 4 , Dec. 1999  
Pages:463 - 476

[[Abstract](#)] [[PDF Full-Text \(316 KB\)](#)] IEEE JNL

---

**18 Using configurable computing to accelerate Boolean satisfiability**

Peixin Zhong; Martonosi, M.; Ashar, P.; Malik, S.;  
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 18 , Issue: 6 , June 1999  
Pages:861 - 868

[[Abstract](#)] [[PDF Full-Text \(124 KB\)](#)] IEEE JNL

---

**19 Promises and challenges of evolvable hardware**

Yao, X.; Higuchi, T.;  
Systems, Man and Cybernetics, Part C, IEEE Transactions on , Volume: 29 , Issue: 1 , Feb. 1999  
Pages:87 - 97

[[Abstract](#)] [[PDF Full-Text \(140 KB\)](#)] IEEE JNL

---

**20 An overview of advances in reconfigurable computing systems**

Radunovic, B.;  
System Sciences, 1999. HICSS-32. Proceedings of the 32nd Annual Hawaii International Conference on , Volume: Track3 , 5-8 Jan. 1999  
Pages:10 pp.

[[Abstract](#)] [[PDF Full-Text \(96 KB\)](#)] IEEE CNF

---

**21 Hardware/software codesign for FPGA-based systems**

Saul, J.M.;  
System Sciences, 1999. HICSS-32. Proceedings of the 32nd Annual Hawaii International Conference on , Volume: Track3 , 5-8 Jan. 1999  
Pages:10 pp.

[[Abstract](#)] [[PDF Full-Text \(188 KB\)](#)] IEEE CNF

---

**22 Mesh routing topologies for multi-FPGA systems**

Hauck, S.; Borriello, G.; Ebeling, C.;  
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 6 , Issue: 3 , Sept. 1998  
Pages:400 - 408

[[Abstract](#)] [[PDF Full-Text \(384 KB\)](#)] IEEE JNL

---

**23 High-performance position detection and velocity adaptive measurement for closed-loop position control**

Lygouras, J.N.; Lalakos, K.A.; Ysalides, P.G.;  
Instrumentation and Measurement, IEEE Transactions on , Volume: 47 , Issue: 4 , Aug. 1998

Pages:978 - 985

[\[Abstract\]](#) [\[PDF Full-Text \(236 KB\)\]](#) IEEE JNL

---

**24 On-line fault detection for bus-based field programmable gate arrays**

*Shnidman, N.R.; Mangione-Smith, W.H.; Potkonjak, M.;*

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 6 , Issue: 4 , Dec. 1998  
Pages:656 - 666

[\[Abstract\]](#) [\[PDF Full-Text \(332 KB\)\]](#) IEEE JNL

---

**25 Subject Index**

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 6 , Issue: 4 , Dec. 1998  
Pages:745 - 753

[\[Abstract\]](#) [\[PDF Full-Text \(172 KB\)\]](#) IEEE JNL

---

**26 Teaching equipment for training in the control of DC, brushless, and stepper servomotors**

*Mazo, M.; Urena, J.; Rodriguez, F.J.; Garcia, J.J.; Lazaro, J.L.; Santiso, E.; Espinosa, F.; Garcia, R.; Revenga, P.; Garcia, J.C.; Bueno, E.; Mateos, R.;*

Education, IEEE Transactions on , Volume: 41 , Issue: 2 , May 1998  
Pages:146 - 158

[\[Abstract\]](#) [\[PDF Full-Text \(388 KB\)\]](#) IEEE JNL

---

**27 High-performance automatic target recognition through data-specific VLSI**

*Kang-Ngee Chia; Hea Joung Kim; Lansing, S.; Mangione-Smith, W.H.; Villasensor, J.;*

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 6 , Issue: 3 , Sept. 1998  
Pages:364 - 371

[\[Abstract\]](#) [\[PDF Full-Text \(192 KB\)\]](#) IEEE JNL

---

**28 The roles of FPGAs in reprogrammable systems**

*Hauck, S.;*

Proceedings of the IEEE , Volume: 86 , Issue: 4 , April 1998  
Pages:615 - 638

[\[Abstract\]](#) [\[PDF Full-Text \(628 KB\)\]](#) IEEE JNL

---

**29 A 2.6-GByte/s multipurpose chip-to-chip interface**

*Lau, B.; Yiu-Fai Chan; Moncayo, A.; Ho, J.; Allen, M.; Salmon, J.; Liu, J.; Muthal, M.; Lee, C.; Nguyen, T.; Horine, B.; Leddige, M.; Kuojim Huang; Wei, J.; Leung Yu; Tarver, R.; Yuwen Hsia; Vu, R.; Tsern, F.; Haw-Jyh Liaw; Hudson, J.; Nguyen, D.; Donnelly, K.; Crisp, R.;*

Solid-State Circuits, IEEE Journal of , Volume: 33 , Issue: 11 , Nov. 1998  
Pages:1617 - 1626

[\[Abstract\]](#) [\[PDF Full-Text \(276 KB\)\]](#) IEEE JNL

---

**30 Author Index**

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 17 , Issue: 12 , Dec. 1998  
Pages:1340 - 1353

[\[Abstract\]](#) [\[PDF Full-Text \(308 KB\)\]](#) IEEE JNL

---

**31 1998 Index Proceedings Of The Ieee Vols. 84-86**

Proceedings of the IEEE , Volume: 86 , Issue: 12 , Dec. 1998  
Pages:0\_3 - 0\_53

[\[Abstract\]](#) [\[PDF Full-Text \(752 KB\)\]](#) IEEE JNL

---

**32 Subject Index**

Industry Applications, IEEE Transactions on , Volume: 34 , Issue: 6 , Nov.-Dec. 1998  
Pages:43 - 123

[\[Abstract\]](#) [\[PDF Full-Text \(888 KB\)\]](#) IEEE JNL

---

**33 The hardware implementation of a generic fuzzy rule processor**

*Bin Qiu; Pak L Woon;*

Signal Processing Proceedings, 1998. ICSP '98. 1998 Fourth International Conference on , Volume: 2 , 12-16 Oct. 1998  
Pages:1343 - 1346 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(312 KB\)\]](#) IEEE CNF

---

**34 Implementation of code acquisition and code tracking loop for CDMA wireless local loop system**

*Jae-Wook Chung; Jin-Su Kim; Young-Gyun Jeong; Jeong-Suk Ha;*

Vehicular Technology Conference, 1998. VTC 98. 48th IEEE , Volume: 2 , 18-21 May 1998  
Pages:1204 - 1208 vol.2

[\[Abstract\]](#) [\[PDF Full-Text \(488 KB\)\]](#) IEEE CNF

---

**35 Translating relay ladder logic for CCM solving**

*Welch, J.T.;*

Robotics and Automation, IEEE Transactions on , Volume: 13 , Issue: 1 , Feb. 1997  
Pages:148 - 153

[\[Abstract\]](#) [\[PDF Full-Text \(136 KB\)\]](#) IEEE JNL

---

**36 Circuit techniques in a 266-MHz MMX-enabled processor**

*Draper, D.; Crowley, M.; Holst, J.; Favor, G.; Schoy, A.; Trull, J.; Ben-Meir, A.; Khanna, R.; Wendell, D.; Krishna, R.; Nolan, J.; Mallick, D.; Partovi, H.; Roberts, M.; Johnson, M.; Lee, T.;*  
Solid-State Circuits, IEEE Journal of , Volume: 32 , Issue: 11 , Nov. 1997  
Pages:1650 - 1664

[\[Abstract\]](#) [\[PDF Full-Text \(328 KB\)\]](#) IEEE JNL

---

**37 Pin assignment for multi-FPGA systems**

*Hauck, S.; Borriello, G.;*

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 16 , Issue: 9 , Sept. 1997  
Pages:956 - 964

[\[Abstract\]](#) [\[PDF Full-Text \(216 KB\)\]](#) IEEE JNL

---

**38 An evaluation of bipartitioning techniques**

*Hauck, S.; Borriello, G.;*

Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 16 , Issue: 8 , Aug. 1997  
Pages:849 - 866

[\[Abstract\]](#) [\[PDF Full-Text \(312 KB\)\]](#) IEEE JNL

---

**39 1997 Combined Author Index IEEE Industry Applications Society Publications**

Industry Applications, IEEE Transactions on , Volume: 33 , Issue: 6 , Nov.-Dec. 1997  
Pages:1 - 30

[\[Abstract\]](#) [\[PDF Full-Text \(1420 KB\)\]](#) IEEE JNL

---

**40 FPGA realization of space-vector PWM control IC for three-phase PWM inverters**

*Ying-Yu Tzou; Hau-Jean Hsu;*

Power Electronics, IEEE Transactions on , Volume: 12 , Issue: 6 , Nov. 1997  
Pages:953 - 963

[\[Abstract\]](#) [\[PDF Full-Text \(352 KB\)\]](#) IEEE JNL



---

**41 Aspects of systems and circuits for nanoelectronics**

Goser, K.F.; Pacha, C.; Kanstein, A.; Rossmann, M.L.;  
Proceedings of the IEEE , Volume: 85 , Issue: 4 , April 1997  
Pages:558 - 573

[[Abstract](#)] [[PDF Full-Text \(288 KB\)](#)] IEEE JNL

---

**42 1997 Index IEEE Transactions on Very Large Scale Integrated (vlsi) Systems Vol. 5**

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume: 5 , Issue: 4 , Dec. 1997  
Pages:489 - 496

[[Abstract](#)] [[PDF Full-Text \(164 KB\)](#)] IEEE JNL

---

**43 Experiences with the MacTester in computer science and engineering education**

McKenzie, N.R.; Ebeling, C.; McMurchie, L.; Borriello, G.;  
Education, IEEE Transactions on , Volume: 40 , Issue: 1 , Feb. 1997  
Pages:12 - 21

[[Abstract](#)] [[PDF Full-Text \(216 KB\)](#)] IEEE JNL

---

**44 Logic emulation with virtual wires**

Babb, J.; Tessier, R.; Dahl, M.; Hanono, S.Z.; Hoki, D.M.; Agarwal, A.;  
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on , Volume: 16 , Issue: 6 , June 1997  
Pages:609 - 626

[[Abstract](#)] [[PDF Full-Text \(520 KB\)](#)] IEEE JNL

---

**45 1997 International Conference On Power Electronics And Drive Systems**

Industry Applications, IEEE Transactions on , Volume: 33 , Issue: 6 , Nov.-Dec. 1997  
Pages:83 - 100

[[Abstract](#)] [[PDF Full-Text \(692 KB\)](#)] IEEE JNL

---

**46 Implementation of base station receiver for CDMA wireless local loop system**

Chung, J.W.; Kim, J.S.; Jeong, Y.G.; Ha, J.S.;  
Personal Wireless Communications, 1997 IEEE International Conference on , 17-19 Dec. 1997  
Pages:371 - 374

[[Abstract](#)] [[PDF Full-Text \(480 KB\)](#)] IEEE CNF

---

Searching for **programmable logic and simulation and signal and (processor or microprocessor)**.

Restrict to: [Header](#) [Title](#) Order by: [Expected citations](#) [Hubs](#) [Usage](#) [Date](#) Try: [Google \(CiteSeer\)](#) [Google \(Web\)](#) [Yahoo!](#) [MSN](#) [CSB](#) [DBLP](#)

20 documents found. Order: number of citations.

[The Chinook Hardware/Software Co-Synthesis System - Chou, Ortega, Borriello \(1995\) \(Correct\) \(18 citations\)](#)

circuits including **microprocessors**, **programmable logic**, and devices such as LCDs, network **processors** and/or custom logic and the co-simulation of system specifications before, during, and are applied to a window of data samples. Digital **signal** processing (DSP) systems are the canonical <ftp.cs.washington.edu/tr/1995/03/UW-CSE-95-03-04.PS.Z>

**One or more of the query terms is very common - only partial results have been returned. Try [Google \(CiteSeer\)](#).**

[Run-Time Compaction of FPGA Designs - Diessel, ElGindy \(1997\) \(Correct\) \(11 citations\)](#)

Y. K. Cheung, and M. Glesner, editors, **Field-Programmable Logic** and Applications, 7th International bit-streams with new offsets. We show by **simulation** that significant performance improvements are at least one order of magnitude greater than the **signal** delay of a cell or the latency of a wire. We <ftp.cs.newcastle.edu.au/pub/techreports/tr97-02.ps.Z>

[A Compiler for Application-Specific Signal Processors - Rimey, Hilfinger \(1988\) \(Correct\) \(10 citations\)](#)

it is actually a state machine based on a **programmable logic** array, it can simultaneously evaluate any not strictly compatible with C. For behavioral **simulation**, we provide a translator that converts RL into A Compiler for Application-Specific **Signal Processors** Ken Rimey and Paul N. Hilfinger [www.cs.hut.fi/~rimey/papers/monterey/paper.ps](http://www.cs.hut.fi/~rimey/papers/monterey/paper.ps)

[Increasing Microprocessor Performance with... - Sawitzki, Gratz, Spallek \(1998\) \(Correct\) \(8 citations\)](#)

**microprocessor** cores with tightly-coupled **programmable logic** started to appear [7-9] In this paper we and reconfigurable logic on the same die. **Simulations** have shown that even a comparatively simple be easily scaled. The **simulation** of the critical **signal** path within CoMPARE indicates that the 8-bit [www.inf.tu-dresden.de/~ss9/fpl98.ps.gz](http://www.inf.tu-dresden.de/~ss9/fpl98.ps.gz)

[Cameron: High Level Language Compilation for... - Hammes, Rinker.. \(1999\) \(Correct\) \(7 citations\)](#)

based on FPGAs, which are large arrays of **programmable logic** cells, organized into one or more arrays of code and FPGA configurations. The compilation, **simulation** and execution path, shown in figure 1, uses and Hutchings specifically consider digital **signal** processing tasks, and also calculate a ten-fold [www.cs.colostate.edu/~najjar/papers/pact99.pdf](http://www.cs.colostate.edu/~najjar/papers/pact99.pdf)

[ASOC: A Scalable, Single-Chip Communications Architecture - Liang, Swaminathan, Tessier \(2000\) \(Correct\) \(2 citations\)](#)

Corporation, integrates a microcontroller, **programmable logic**, and a number of peripherals (UART, SoC interconnect architectures via parallel **simulation**. Additionally, a preliminary layout of our attributed to two factors: capacitive off-chip **signal** delays and a need for growing numbers of [www.ecs.umass.edu/ece/tessier/courses/669/pact00.ps.gz](http://www.ecs.umass.edu/ece/tessier/courses/669/pact00.ps.gz)

[A Framework for Developing Parametrised FPGA Libraries - Luk Guo \(1996\) \(Correct\) \(2 citations\)](#)

FastMap **processor** interface" in **Field Programmable Logic** and Applications, W. Moore and W. Luk Third, while some library generators provide **simulation** models for their circuits, there is no and adds increasingly complex libraries for **signal** processing and other applications are beginning [www.doc.ic.ac.uk/~wl/papers/fpl96.ps.gz](http://www.doc.ic.ac.uk/~wl/papers/fpl96.ps.gz)

[Simulation of Evolvable Hardware to Solve Low Level... - Hollingworth.. \(1999\) \(Correct\) \(1 citation\)](#)

Gate Array (FPGA) devices and **Programmable Logic** Devices (PLD) since these can be **Simulation** of Evolvable Hardware to Solve Low Level Image filter, which is simple to implement on Digital **Signal Processor** (DSP) technology. The first step in [www.amp.york.ac.uk/external/media/cal/bio-insp/publications/gsh-evoiasp99.pdf](http://www.amp.york.ac.uk/external/media/cal/bio-insp/publications/gsh-evoiasp99.pdf)

[Using Large CPLDs and FPGAs for Prototyping and VGA Video... - James Hamblen School \(1999\) \(Correct\) \(1 citation\)](#)

tools and higher gate capacity CPLD, Complex **Programmable Logic** Device, and FPGA, Field Programmable Gate

to provide students with logic synthesis and **simulation** CAD tools and to provide low cost hardware using hardware inside the CPLD or FPGA. Only five **signals** or pins are required, two sync **signals** and [www.ece.gatech.edu/users/hamblen/ALTERA/wcae98.PDF](http://www.ece.gatech.edu/users/hamblen/ALTERA/wcae98.PDF)

An Array Architecture for Reconfigurable Datapaths - Wang, Gulak (1993) (Correct) (1 citation)  
C = Carry Logic Block L L L Table Lookup **Programmable Logic** Box Programmable Routing Box Programmable examples are presented. The design modelling and **simulation** of the datapath using VHDL are described and we for a simple routing interconnection for control **signals**. Other features can be exploited in the design [www.eecg.toronto.edu/~qiang/research/papers/paperOxford.ps](http://www.eecg.toronto.edu/~qiang/research/papers/paperOxford.ps)

An Array Architecture for Reconfigurable Datapath - Wang (1998) (Correct) (1 citation)  
Logic Block L L L Table Lookup Invertor **Programmable Logic** Box (a) The Programmable Routing and Logic sequence is used as a test vehicle in the **simulations**. Qiang Wang An Array Architecture for FPGAs to prototype **microprocessors** and digital **signal processors** of various types. An FPGA consists of [www.eecg.toronto.edu/~qiang/research/theses/Mthesis.ps](http://www.eecg.toronto.edu/~qiang/research/theses/Mthesis.ps)

The CPU Design Kit: An Instructional Prototyping Platform for.. - Anujan Varma (1995) (Correct) (1 citation)  
be explored. With the availability of dense **programmable logic** chips such as the Altera FLEX series, it environment for design entry, synthesis, and **simulation** of the system from a high-level language the register file and caches, monitor the state of **signals** on the board, and control execution of the CPU. <ftp://cse.ucsc.edu/pub/hsnlab/cpukit.ps.Z>

Resume - Panchal (Correct)  
Programming, testing and installation of **programmable logic** controllers (GE-Fanuc) B.E. Thesis work : A Methodology of Modeling Wireless Networks **Simulation** Advisors: Prof. Roy Yates and Prof. Andrew (B.E. thesis) The project is based on digital **signal** processing and artificial neural networks. [www.caip.rutgers.edu/~jpanchal/resume/resume.ps](http://www.caip.rutgers.edu/~jpanchal/resume/resume.ps)

Design of Highly Parallel Edge Detection Nodes Using.. - Hollingworth, Smith.. (1999) (Correct)  
gap to engineering, but with the advent of **programmable logic** devices, such as FPGAs, the interest of to the particular images encountered. The **simulation** of such a system through the use of be simple to implement (particularly on Digital **Signal Processor** (DSP) technology) and are particularly [www.amp.york.ac.uk/external/media/cal/bio-insp/publications/gsh-pdp99.pdf](http://www.amp.york.ac.uk/external/media/cal/bio-insp/publications/gsh-pdp99.pdf)

Unknown - (Correct)  
main categories of FPDs: simple and complex **programmable logic** devices, and field-programmable gate Using Vhdl For Board Level **Simulation** Sandi Habinc European Space Agency Peter estimating transition probabilities of internal **signals** in combinational circuits uses Markov chains and [www.iro.umontreal.ca/~aboulham/synthA97.pdf](http://www.iro.umontreal.ca/~aboulham/synthA97.pdf)

A Concept for an Evaluation Framework for Reconfigurable Systems - Sawitzki, Spallek (1999) (Correct)  
as a combination of hardwired and **programmable logic**. The coupling between these components is in the time-consuming development of dedicated **simulation** and prototyping environments, especially if the [8] A benchmark set consisting of three digital **signal** processing algorithms was run on a variety of [www.inf.tu-dresden.de/~ss9/fpl99.ps.gz](http://www.inf.tu-dresden.de/~ss9/fpl99.ps.gz)

High-Bandwidth Trace Collection for Multicomputer.. - Charles Hudnall (Correct)  
probes to memory is implemented in **programmable logic**. Breakpoint-style debugging support is Research Center for Computational Field **Simulation** Mississippi State University Abstract is also provided via the SPI net Halt/Resume **signals**. The design of the SPI control board is driven by [www.erc.msstate.edu/thrusts/ca/html/./publications/SSSTSPIcontrol.ps.gz](http://www.erc.msstate.edu/thrusts/ca/html/./publications/SSSTSPIcontrol.ps.gz)

Finite-Word-Length and Nonrecursive Implementation of.. - Fischer, Huber (1997) (Correct)  
**processor**, but it is necessary to employ **programmable logic** devices (PLDs) or application specific input is described analytically. Examples and **simulation** results demonstrate the validity of these interest. Because, over the last decade, digital **signal** processing has made a big progress, high-rate [www-nt.e-technik.uni-erlangen.de/~dcg/papers/aeu\\_97.ps.gz](http://www-nt.e-technik.uni-erlangen.de/~dcg/papers/aeu_97.ps.gz)

Application of a TMS320C31 chip for DSP/Embedded System - Feng, Olsen, Pietraski.. (Correct)  
In addition, the system has several **programmable logic** devices[5] to program the counting function facilitate computer **simulation**, debugging and embedded-system development. To

development on a fixed platform. TMS320C31 read **signal** write **signal** Active Buffer Pod SN74ACT8990 Test  
adwww.fnal.gov/www/icalpcs/abstracts/Postscript/fpo46.ps

Flexible codesign target architecture for early.. - Tammemäe, O'Nils, Hemani (Correct)  
of System Synthesis, ISSS'95. 12. The **Programmable Logic** Data Book"Xilinx, Inc.1994. 13. M.  
from HW side, thus establishing real clock-level **simulation**. Coemulation. Hardware is programmed into FPGA  
initialises selected function. After completion **signal** "done" can be polled out from server (HW) status  
www.ele.kth.se/ESD/doc/ar96/nalle/springer.ps.gz

Try your query at: [Google \(CiteSeer\)](#) [Google \(Web\)](#) [Yahoo!](#) [MSN](#) [CSB](#) [DBLP](#)

CiteSeer.IST - Copyright [Penn State](#) and [NEC](#)

**CiteSeer**

Find:

[Documents](#)

[Citations](#)

Searching for **hardware w/3 loop and simulation and (processor or microprocessor)**.

Restrict to: [Header](#) [Title](#) Order by: [Expected citations](#) [Hubs](#) [Usage](#) [Date](#) Try: [Google \(CiteSeer\)](#) [Google \(Web\)](#) [Yahoo!](#) [MSN](#) [CSB](#) [DBLP](#)

9 documents found. **Order: number of citations.**

[A Spectrum Of Options For Parallel Simulation - Reynolds \(1988\)](#) (Correct) (21 citations)

with real-time issues, human-in-the-loop or **hardware-in-the-loop**. Whether a **simulation** is discrete  
been concerned with real-time issues, human-in-the-loop or **hardware-in-the-loop**. Whether a **simulation** is  
A Spectrum Of Options For Parallel **Simulation** Paul F. Reynolds, Jr. lpc-Tr-88-007 Sept. 9,  
ftp.cs.virginia.edu/pub/techreports/IPC-88-07.ps.Z

**One or more of the query terms is very common - only partial results have been returned. Try [Google \(CiteSeer\)](#).**

[SPECTRUM: A Parallel Simulation Testbed+ - Reynolds, Jr., Dickens \(1989\)](#) (Correct) (5 citations)

with real-time issues, human-in-the-loop or **hardware-in-the-loop**. In [Reyn88] we showed that,  
been concerned with real-time issues, human-in-the-loop or **hardware-in-the-loop**. In [Reyn88] we showed  
Spectrum: A Parallel **Simulation** Testbed Paul F. Reynolds, Jr. Phillip M.  
ftp.cs.virginia.edu/pub/techreports/IPC-89-12.ps.Z

[Modeling And Realtime Simulation Of An Automatic Gearbox .. - Otter, Schlegel.. \(1997\)](#) (Correct) (3 citations)

object oriented modeling, automatic gearbox, **hardware-in-the-loop simulation**, Modelica. ABSTRACT To  
modeling, automatic gearbox, **hardware-in-the-loop simulation**, Modelica. ABSTRACT To speed up the  
Modeling And Realtime **Simulation** Of An Automatic Gearbox Using Modelica Martin  
www.op.dlr.de/FF-DR/dr\_er/staff/otter/.../publications/1997/otter\_ess.ps.gz

[A Step towards Operating System Synthesis - Ditze \(1998\)](#) (Correct) (1 citation)

when considering design methodologies like **Hardware-in-the-Loop**: Starting with a pure (distributed)  
embedded subsystems. Usually, a high-level control **loop** executes a large block of software instructions at  
Starting With A Pure (distributed) **Simulation** The Entire System Requires A Distributed Hpc Os  
www.uni-paderborn.de/sfb376/projects/b1/PS/Dit98a.ps.gz

[Bruce E. Tucker - Kenneth Zabel Sparta](#) (Correct)

by this computation is used as part of a **hardware-in-the-loop** (HWIL) RTTC test facility, which  
computation is used as part of a **hardware-in-the-loop** (HWIL) RTTC test facility, which tests imaging  
for a real-time **hardware-in-the-loop** (HWIL) **simulation** facility at the U.S. Army Redstone Technical  
fly.hiwaay.net/~betucker/itea\_paper.pdf

[Modeling Of Hydraulic Systems For Hardware-In-The-Loop.. - Ferreira, al.](#) (Correct)

Modeling Of Hydraulic Systems For **Hardware-In-The-Loop Simulation**: A Methodology Proposal  
Modeling Of Hydraulic Systems For **Hardware-In-The-Loop Simulation**: A Methodology Proposal Jorge A.  
Of Hydraulic Systems For **Hardware-In-The-Loop Simulation**: A Methodology Proposal Jorge A. Ferreira  
www.modelica.org/papers/ASME\_P.pdf

[Comparative analysis between automatic design methodology and.. - Cilio \(1996\)](#) (Correct)

. 10 2.1.3 **Hardware** subsystem .  
cardit.et.tudelft.nl/MOVE/papers/cilio96.ps.gz

[Real Time Simulation and Online Control for.. - Chucholowski.. \(1999\)](#) (Correct)

must be performed in real time for application in **Hardware-in-the-Loop** experiments. Numerical results are  
in real time for application in **Hardware-in-the-Loop** experiments. Numerical results are presented for  
Real Time **Simulation** and Online Control for Virtual Test Drives of  
www-m2.mathematik.tu-muenchen.de/~stryk/paper/1998-fortwihr-thesis.ps.gz

[Hardware/software Co-Design For Dsp Applications Via The Hms.. - Michael Sheliga](#) (Correct)

**Hardware/software** Co-Design For Dsp Applications Via The  
algorithms for performing partitioning, scheduling, **loop** pipelining (retiming)**hardware** needability  
the least design time. They also require less **simulation**, test and verification time. However,

[www.nd.edu/~esha/papers/mike/hms\\_icassp4.ps](http://www.nd.edu/~esha/papers/mike/hms_icassp4.ps)

Try your query at: [Google \(CiteSeer\)](#) [Google \(Web\)](#) [Yahoo!](#) [MSN](#) [CSB](#) [DBLP](#)

CiteSeer.IST - Copyright [Penn State](#) and [NEC](#)